Welcome Stranger to OCC!Login | Register

AMD 6000+ AM2 X2 Processor

Former staff writer    -   August 20, 2007
» Discuss this article (0)

Lowest Prices

Extras:

Listed below are the architectural features of the Athlon 64 X2 processors.

 

 

 

 

 

The industry's first true on-die dual-core x86 processor

  • Inter-core communication at CPU speed
  • Provides dual-core system capability in single-core system configurations

The AMD64 core provides leading-edge performance for both 32-bit and 64-bit applications

  • AMD64 technology provides full-speed support for x86 code base for uncompromising performance
  • 40-bit physical addresses, 48-bit virtual addresses
  • Sixteen 64-bit integer registers
  • Sixteen 128-bit SSE/SSE2/SSE3 registers
  • AMD Digital Media XPress™ provides support for SSE, SSE2, SSE3 and MMX instructions
A high-bandwidth, low-latency integrated DDR memory controller
  • Supports PC2-6400 (DDR2-800), PC2-5300 (DDR2-667), PC2-4200 (DDR2-533) or PC2-3200 (DDR2-400) SDRAM unbuffered DIMMs
  • Support for 64-bit DDR2 SDRAM memory
  • Up to 12.8GB/s memory bandwidth

HyperTransport™ technology for high speed I/O communication

  • One 16-bit link up to 2000MHz
  • Up to 8GB/s HyperTransport™ I/O bandwidth
  • Up to 20.8GB/s total delivered processor-to-system bandwidth (HyperTransport bus + memory bus)
Large high performance on-chip cache
  • 64KB Level 1 instruction cache per core
  • 64KB Level 1 data cache per core
  • Up to 1MB Level 2 cache per core

Cool'n'Quiet™ technology for quieter operation and reduced power requirements

  • Recognized in 2005 by the US Environmental Protection Agency for the advancement of energy efficient computer technology


© 2007 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, AMD Athlon, 3DNow!, AMD Digital Media Xpress, Cool'n'Quiet, and combinations thereof, are trademarks of Advanced Micro Devices, Inc. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium. Linux is a registered trademark of Linus Torvalds. Microsoft and Windows are registered trademarks of Microsoft Corporation in the U.S. and/or other jurisdictions. Other names are for informational purposes only and may be trademarks of their respective owners.

 

Definitions:

"HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001.[1] The HyperTransport Consortium is in charge of promoting and developing HyperTransport technology. The technology is used by AMD and Transmeta in x86 processors, PMC-Sierra, Broadcom, and Raza Microelectronics in MIPS microprocessors, AMD, NVIDIA, VIA and SiS in PC chipsets, HP, Sun Microsystems, IBM, and IWill in servers, Cray, Newisys, QLogic, and XtremeData, Inc. in high performance computing, Microsoft in its Xbox game console, and Cisco Systems in routers. Notably missing from this list is semiconductor giant Intel, which continues to use a shared bus architecture."

Applications for HyperTransport:

  • Front-Side Bus Replacement:
    The primary use for HyperTransport is to replace the front-side bus, which is currently different for every type of machine. For instance, a Pentium cannot be plugged into a PCI bus. In order to expand the system, the front-side bus must connect through adaptors for the various standard buses, like AGP or PCI. These are typically included in the respective controller functions, namely the northbridge and southbridge. In theory, a similar computer implemented with HyperTransport is faster and more flexible. A single PCI↔HyperTransport adaptor chip will work with any HyperTransport enabled microprocessor and allow the use of PCI cards with these processors. For example, the NVIDIA nForce chipset uses HyperTran sport to connect its north and south bridges.
  • Multiprocessor interconnect:
    Another use for HyperTransport is as an interconnect for NUMA multiprocessor computers. AMD uses HyperTransport with a proprietary cache coherency extension as part of their Direct Connect Architecture in their Opteron and Athlon 64 FX (Dual Socket Direct Connect (DSDC) Architecture) line of processors. The HORUS interconnect from Newisys extends this concept to larger clusters.

 

"Memory controller: a chip on a computer's motherboard or CPU die which manages the flow of data going to and from the memory.
Most computers based on an Intel processor have a memory controller implemented on their motherboard's north bridge, though some modern microprocessors, such as AMD's Athlon 64 and Opteron processors, IBM's POWER5, and Sun Microsystems UltraSPARC T1 have a memory controller on the CPU die to reduce the memory latency. While this has the potential to increase the system's performance, it locks the processor to a specific type (or types) of memory, forcing a redesign in order to support newer memory technolgies. When DDR2 SDRAM was introduced, AMD released new Athlon 64 CPUs. These new models, with a DDR2 controller, use a different physical socket (known as Socket AM2), so that they will only fit in motherboards designed for the new type of RAM. When the memory controller is not on-die, the same CPU may be installed on a new motherboard, with an updated northbridge."




  1. Introduction & Closer Look
  2. Installation
  3. Specifications & Features
  4. Testing (Apopysis & Winrar)
  5. Testing (Specview)
  6. Testing (PCMark05 Professional)
  7. Testing (SiSoft Sandra Professional)
  8. Testing (Sciencemark, Cinebench, HDTune)
  9. Testing (Far Cry)
  10. Testing (F.E.A.R.)
  11. Testing (Quake 4)
  12. Testing (Call of Duty II)
  13. Testing (Microsoft Flight Simulator X)
  14. Testing (NFS Most Wanted)
  15. Testing (3D Mark 06 Professional)
  16. Testing (RyderMark)
  17. Extras
  18. Overclocking
  19. Conclusion
Random Pic
© 2001-2014 Overclockers Club ® Privacy Policy

Also part of our network: TalkAndroid, Android Forum, iPhone Informer, Neoseeker, and Used Audio Classifieds

Elapsed: 0.0444431305